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Object-Oriented Domain Specific Compilers for
Programming FPGAs
Oskar Mencer, Marco Platzner, Martin Morf, and Michael J. Flynn
Abstract—Simplifying the programming models is paramount to the
success of reconfigurable computing with field programmable gate arrays
(FPGAs). This paper presents a methodology to combine true object-ori-
ented design of the compiler/CAD tool with an object-oriented hardware
design methodology in C++. The resulting system provides all the ben-
efits of object-oriented design to the compiler/CAD tool designer and to
the hardware designer/programmer. The two examples for domain-specific
compilers presented are BSAT and StReAm. Each domain-specific com-
piler is targeted at a very specific application domain, such as applications
that accelerate Boolean satisfiability problems with BSAT, and applications
which lend themselves for implementation as a stream architecture with
StReAm. The key benefit of the presented domain specific compilers is a
reduction of design time by orders of magnitude while keeping the optimal
performance of hand-designed circuits.
Index Terms—Adaptive computing, Boolean satisfiability, computer
arithmetic, configurable computing.
I. INTRODUCTION
In this paper we present an object-oriented methodology for do-
main specific compilers for reconfigurable computing with field-pro-
grammable gate arrays (FPGAs). Our methodology combines a true ob-
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Fig. 1. The “city-model” for programming FPGAs. Vertical domain specific
compilers such as StReAm and BSAT sit on top of a horizontal infrastructure
for module-generation, PAM-Blox.
ject-oriented design of the compiler/CAD tool, with an object-oriented
hardware design methodology in C++. The resulting system provides
all the benefits of object-oriented design to the compiler/CAD tool de-
signer and to the hardware designer/programmer while keeping the op-
timal performance of hand-designed circuits.
An overview of the general structure of the system is captured
in the “city model” shown in Fig. 1. The infrastructure consists of
PAM-Blox [7], an object-oriented module-generation environment.
On top of PAM-Blox, we build domain specific compilers. The two
examples for domain specific compilers presented in this paper are
BSAT and StReAm. Each domain-specific compiler is targeted at a
very specific application domain, such as in our case applications that
accelerate Boolean satisfiability problems, and applications which
lend themselves for implementation as stream architectures.
A. Reconfigurable Computing with FPGAs
FPGAs offer reconfigurability/programmability on the bit-level at
the cost of larger VLSI area and slower maximal clock frequency com-
pared to custom VLSI. However, FPGAs are programmable devices
that could compete with or complement microprocessors. Since their
introduction, FPGAs have shown the potential for high performance
and low power computation [16] resulting from high degrees of paral-
lelism and pipelining.
• Parallelism: FPGAs exploit parallelism on the bit-level, arith-
metic level, instruction level (ILP for microprocessors), and ap-
plication level. FPGAs follow a long history of architectures that
enable parallelism, such as massively parallel computing super-
scalar and VLIW processors. For example, Boolean satisfiability
architectures for FPGAs [18], [22] extract massive bit-level par-
allelism to achieve orders of magnitude speedups over software.
• Pipelining: FPGAs have programmable registers in every cell
making them natural candidates for highly pipelined architec-
tures. For example, vector processors utilize pipelining of the data
stream to achieve high throughput. Systolic arrays [2], [3] offer a
regular structure that can be pipelined for high throughput appli-
cations. As a current example, stream architectures [9], [12], [13]
use a pipelined dataflow graph mapped directly into hardware to
improve performance and power consumption [16] by an order
of magnitude over microprocessors.
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B. Design Environments for Reconfigurable Computing
Simplifying the programming models is paramount to the suc-
cess of reconfigurable computing. Traditional CAD tools for recon-
figurable computing are FPGA extensions to general-purpose VLSI
CAD tools or derivations such as Synopsys FPGA Express. Gen-
eral-purpose VLSI CAD assumes design times of months to years.
Reconfigurable computing, on the other hand, requires a hardware
design process with a user interface similar to high-level program-
ming languages. As a response to this gap researchers developed
general purpose programming languages for FPGAs such as HandelC
[4], JHDL [8], and Pebble [6]. To achieve high-performance circuits,
a program for FPGAs needs to express a functional view just like mi-
croprocessor programs, but also a physical view corresponding to the
architecture of the FPGA circuit. Therefore, general purpose compila-
tion tools for FPGAs try to include the physical view, or architecture
of the design, into the semantics of the programming language leading
to added programming complexity.
The system presented in this paper takes a different approach and
simplifies FPGA programming by creating domain specific compilers.
This means that first a compiler is developed for a specific application
domain with a specific optimal architecture. Then, application circuits
are developed within a lean hardware description environment that uses
the semantics of a domain specific compiler. Both the compiler and the
hardware design methodology are object-oriented. The advantages of
this approach are as follows.
• Simplified Application Design: Domain specific compilers im-
plicitly assume a particular architecture, thus keeping the seman-
tics of the description purely functional.
• Improved Productivity: The object-oriented design method-
ology enables code-reuse and thus improves productivity.
Code-reuse is also supported by the VLSI CAD environments
SystemC [14] and OCAPI [15]. While SystemC focuses on sim-
ulation of VLSI designs, OCAPI is a general purpose VLSI CAD
tool. These systems provide general-purpose solutions while the
examples in this paper show compilers that are optimized for a
particular application domain.
• High Performance: By building the domain specific compilers
on a hierarchy of module generators, the performance of the gen-
erated FPGA circuits is comparable to hand-designed circuits.
II. PAM-BLOX: OBJECT-ORIENTED MODULE GENERATION
Traditional VLSI design for high-performance ASICs consists of
complete hand-layout of the data-path and high-level compilation of
the control circuit. FPGAs do not support this highly flexible use of
silicon area. For data-paths it is therefore sufficient to specify the logic,
map the logic to lookup-tables, and specify their location on the FPGA
device.
Experience with PamDC [1], a gate-level design environment from
the PAM project, has shown that a low-level structural representation
of FPGA circuits in C++ is very well suited for high-performance
FPGA design. The major drawback of PamDC is the enormous design
effort required at the gate-level. In order to simplify the design process,
we introduce additional levels of abstraction on top of PamDC. Fig. 1
shows an overview of the PAM-Blox system.
PamBlox is a template class library for hardware objects of low com-
plexity, such as adders, counters, etc. PaModules are complex, fixed
circuits implemented as C++ objects. PaModules consist of multiple
PamBlox and are optimized for a specific data-width. Examples are con-
stant (k) coefficient multipliers (KCMs), Booth multipliers, dividers,
and special purpose arithmetic units such as a constant multiply modulo
(216 + 1) operation for IDEA encryption [16].
Fig. 2. Acyclic dataflow graph (DFG) with operations and distributed FIFO
buffers.
With PAM-Blox, hardware designers can benefit from all the advan-
tages of object-oriented system design such as the following.
• Inheritance: Code-reuse is implemented by a C++ class hi-
erarchy. Child objects inherit all public methods (function) and
variables (state). For example, all objects with a carry-chain, such
as adders, counters, and shifters, inherit the absolute and relative
placement functions from their common parent.
• Virtual Functions: Part of the parent of a hardware object can
be redefined by overloading of inherited (virtual) methods. For
example, a two’s complement subtract unit can be derived from
an adder by forcing a carry-in of one, and inverting one of the
inputs.
• Template Class: The template class feature of C++ enables us to
efficiently combine C++ objects and module-generation. In case
of an adder, the template parameter is the bit-width of the adder.
The instantiation of a particular object based on the template class
creates an adder of the appropriate size.
• Operator overloading, function overloading, and template func-
tions are used by StReAm described below.
Currently, PAM-Blox supports all reconfigurable boards with Xilinx
XC4000 series FPGAs. The methodology described in this paper, how-
ever, is not limited to this particular FPGA family and may be adapted
to any SRAM-based FPGA.
III. DOMAIN SPECIFIC COMPILER EXAMPLE 1: StReAm
A. Programming with StReAm
The application domain for StReAm includes all compute-intensive
applications with a performance-critical part that can be implemented
as data streaming through a reasonably sized dataflow graph (Fig. 2).
StReAm uses operator overloading, function overloading, and tem-
plate functions in C++ to create dataflow graphs which are consecu-
tively scheduled to obtain stream architectures. StReAm enables high-
level programming of any Xilinx XC4000 FPGA on the expression
level. StReAm includes automatic scheduling of stream architectures,
hierarchical wire naming, and block placement. StReAm simplifies the
design of complex stream architectures to just a few lines of code re-
sulting in a reduction of design/program time from weeks to less than
a day.
A hardware integer (HWint) data type supports the common opera-
tors for addition, subtraction, multiplication, division, modulo, etc. The
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programmer can define other operators and functions by utilizing oper-
ator overloading and template functions in C++. Extending the set of
operators and functions requires manual design of optimized PamBlox
or PaModules. Thus, the designer can adapt the arithmetic units to the
specific needs of the application. StReAm currently supports arrays of
the hardware integer type HWint, expressions with HWint’s and C++
integers resulting in hardware constants, and static “for” loops.
B. Families of Arithmetic Operators
One of the advantages of using FPGAs for computing is the flex-
ibility on the arithmetic level. We define families of arithmetic units
that are compatible with each other. Currently, StReAm supports the
following arithmetic families: bit-serial, 4-bit (nibble) serial, parallel
pipelined, and parallel combinational.
Future work includes extending the hardware types to other number
representations such as logarithmic numbers (HWlog), fixed point num-
bers (HWfix), floating point numbers (HWfloat), the residue number
system (HWresidue), redundant number representations, and rational
number systems [23].
Each arithmetic unit includes a precision value as part of the state of
the hardware object. The precision value inside the hardware object en-
ables the evaluations of error propagation through the dataflow graph
at compile time. The stream architecture also includes an overflow bit
as part of the HWint type. The overflow bit of the output of an arith-
metic unit is set if the previous arithmetic operation overflows or if any
overflow bit of the inputs to the previous operation is set.
IV. DOMAIN SPECIFIC COMPILER EXAMPLE 2: BSAT
A. Architectures for Boolean Satisfiability
The Boolean satisfiability problem (BSAT) is to find an assignment
of truth values to the variables x1; . . . ; xn which makes a Boolean
expression of these variables in conjunctive normal form (CNF) true.
Recently, several reconfigurable accelerators have been presented for
BSAT [19], [18], [22]. These accelerators make use of the great amount
of fine-grained parallelism in BSAT instances which matches well the
computing structures of FPGAs.
The block diagram of our basic BSAT architecture is shown in Fig. 3
and consists of three parts: i) the array of FSMs; ii) the deduction
logic; and iii) the global controller. Each variable of the CNF corre-
sponds to one FSM and is modeled in three-valued logic. Thus it can
take on the values f0; 1; Xg, where X denotes an unassigned variable.
Given a partial assignment, the deduction logic computes the result of
the Boolean expression. The result is fed back to all FSMs which im-
plement chronological backtracking search [22]. The global controller
starts the computation and handles I/O. The deduction logic and the
number of FSMs are instance-specific.
B. BSAT Design Tool Flow
The BSAT design tool flow includes basically three steps. The first
step is to generate instance-specific logic for a given satisfiability
problem. The second step maps, places, and routes this logic for a
specific target FPGA and results in a configuration bitstream. The third
step configures the reconfigurable resource, starts the computation,
waits for completion, and extracts the results.
The two major issues in the BSAT design tool flow are fast circuit
generation and the use of optimized FSMs. Depending on the com-
plexity of the problem instance, circuit generation can take by order of
magnitude longer than the execution of the hardware algorithm itself.
FSM optimization is crucial because as simulations have shown, for
most problem instances the FSMs are the limiting factor in terms of
hardware complexity.
Fig. 3. BSAT architecture consisting of n FSMs, deduction logic, and a global
controller.
In order to keep a unified specification of the BSAT circuit in C++
and still get maximal optimization of the state machines, we integrate
the PAM-Blox design flow with Synopsys FPGA Express II (Fig. 4).
The application circuit is described in C++ using the libraries Pam-
Blox and PaModules and the domain specific library PamFSM for state
machine definition and placement. Running the design executable cre-
ates behavioral Verilog for the state machines. Synopsys FPGA Ex-
press II is called for synthesis, optimization, and technology mapping.
The structural elements of the state machines and the PamBlox-based
design are merged on the Xilinx netlist level, augmented with place-
ment directives. State machines can be instantiated multiple times and
placed anywhere on the FPGA. Domain-specific placement signifi-
cantly improves the performance of FPGA designs. Placement of state
machines is a key feature in BSAT, as it is not supported by conven-
tional CAD tools such as Synopsys FPGA Express.
V. BENCHMARKS AND RESULTS
A. StReAm Results
The following results show the performance of the final circuits for
Xilinx XC4000 FPGAs after Xilinx place and route.
1) FIR Filter: The following code creates FIR filters with constant
coefficients. Operators for addition and multiplication are overloaded
to create the appropriate arithmetic units. Multiplying by a constant in-
teger instantiates efficient constant-coefficient multipliers. Data width
and datapath width are specified separately to enable digit-serial arith-
metic. In the case below we implement a 16-bit FIR filter with 4-bit
digit serial arithmetic units. The delay operator inserts the FIR filter
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Fig. 4. (a) BSAT solvers in C++ use the PAM-Blox and PamFSM libraries. (b) Running the executable creates FSMs in behavioral Verilog which are optimized
and merged with the PAM-Blox design on the Xilinx netlist (XNF) level.
delays (deltas) similar to the way delays are specified in the Silage lan-
guage [5]. Array variables in[ ], and out[ ] are the inputs and outputs
of the stream architecture.
const int NUM BLOCK INPUTS=1;
const int NUM BLOCK OUTPUTS=1;
const int BITS = 16; COMP MODE = DIGIT SERIAL;
const int STAGES=4; coef[STAGES]=f23; 45; 67; 89g;
HWinthBITSi delayOut; adderOut;
void Filter::build()f
delayOut=[0];
adderOut=delayOut  coef[0];
for (i=1; i<STAGES; i++)f
delayOut=delay(delayOut; 1);
adderOut=adderOut+delayOutcoef[i];
g
out[0]=adderOut;
g
The results (see Table I) show a four-stage FIR filter implemented
with combinational arithmetic units and three pipelined versions. As
expected the bit-serial design takes the smallest area with the longest la-
tency. The parallel pipelined version has higher throughput but requires
most area. The lower part of the table shows the maximal number of
stages that StReAm can fit on a Xilinx XC4020 FPGA with 800 CLBs.
All designs are created with the same few lines of code shown above
by simply setting the compiler parameter COMP MODE.
2) IDEA Encryption: IDEA [10] is a strong encryption algorithm
encrypting 64-bit data blocks, using symmetric 128-bit keys. The
128-bit keys are expanded further to 52 sub-keys, 16 bits each.
TABLE I
StReAm: FIR FILTER RESULTS
The kernel loop (or round) is generally executed eight times for
either encryption or decryption. Hand-crafted results for a stream
architecture implementation of IDEA are presented in [16]. StReAm
produces the same optimal IDEA implementation as the hand design
at a fraction of the programming effort. In order to fit two loops
onto one Xilinx XC4020E FPGA we use digit serial arithmetic with
a datapath width of four bits. The following code shows one round
of IDEA encryption:
const int NUM BLOCK INPUTS=4;
const int NUM BLOCK OUTPUTS=4;
const int BITS=16; COMP MODE=DIGIT SERIAL;
const int key[10]=f9277; 98; 237; 4; 978; 122; 723; 3654; 24;
1536g;
HWinthBITSi t[9]; temp;
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TABLE II
StReAm: BENCHMARK RESULTS
void IDEA::build()f
t[1] = ideaKCM16(in[0] ; key[0]);
t[2] = (in[1] + key[1]);
t[3] = (in[2] + key[2]);
t[4] = ideaKCM16(in[3] ; key[3]);
tmp = t[1] ^t[3];
tmp = ideaKCM16(tmp ; key[4]);
t[7] = (tmp+ (t[2] ^t[4]));
t[8] = ideaKCM16(t[7] ; key[5]);
tmp = (t[8] + tmp);
out[0] = t[1] ^t[8];
out[3] = t[4] ^tmp;
tmp = tmp^t[2];
out[1] = t[3] ^t[8];
out[2] = tmp;
g
The resulting (see Table II) stream architecture with 14 arithmetic
units and 8 automatically generated and scheduled FIFO buffers is
shown in Fig. 2. In addition to operator overloading, IDEA requires
a special mod 216 + 1 multiplier implemented as a PaModule.
3) Inverse Discrete Cosine Transform (IDCT): The IDCT is used
in signal and image processing (e.g., MPEG, H.263 standards). We im-
plement an 8  8 1-D IDCT following [11]. The actual code for this
example is beyond the space constraints of this paper. The resulting
(see Table II) stream architecture consists of 98 arithmetic units and
four FIFO buffers.
4) 3-D Motion: Real-Time Translation and Rotation: In 3-D
graphics, a common problem is the translation and rotation of a
large set of points in 3-D. This stream of points is transformed by a
translation vector and two 2-D rotation angles obtained from one 3-D
rotation. The following implementation uses 2-D CORDIC modules
(ROTATE()) [17]. The rotate function demonstrates a multi-input,
multi-output module instantiation by overloading the “,” operator in
(x[0]; y[0]).
const int NUM BLOCK INPUTS=3;
const int NUM BLOCK OUTPUTS=3;
const int BITS=12; COMP MODEP=PARALLEL;
HWinthBITSi x in; y in; z in; ==inputs
HWinthBITSi x0; y0; z0; phi1; phi2;==rotation
HWinthBITSi dx; dy; dz; ==translation
HWinthBITSi x[2]; y[2]; z[2]; ==temp coords
MOTION3D::build()f
x in = in[0]; y in = in[1];
z in = in[2];
x0 = configReg[0]; y0 = configReg[1];
z0 = configReg[2];
phi1 = configReg[3]; phi2 = configReg[4];
dx = configReg[5]; dy = configReg[6];
TABLE III
BSAT: BENCHMARK RESULTS
dz = configReg[7];
(x[0]; y[0])=ROTATE((x in x0); (y in y0); phi1);
(y[1]; z[1])=ROTATE(y[0]; (z in z0); phi2);
out[0]=x[0] + x0+ dx; out[1]=y[1] + y0+ dy;
out[2]=z[1] + z0+ dz;
g
The StreaModule above takes three input coordinates (x in; y in;
z in) representing a point in space. The result is a rotated and trans-
lated point (out[0 . . . 2]). The center of rotation (x0; y0; z0), angles
(phi1; phi2) and translation vector (dx; dy; dz) are stored in config-
uration registers (configReg). The value of the configuration registers
can be changed without reconfiguration of the FPGAs to perform a par-
ticular 3-D motion. The code above results (see Table II) in 9 add/sub
units, two CORDIC units, and one FIFO buffer.
B. BSAT Results
We compare the performance of the state-of-the-art software solver
GRASP [21] with the performance of our reconfigurable accelerator
compiled by BSAT. Our prototype is implemented on a PC/NT4.0 plat-
form and uses the Digital PCI Pamette board, equipped with FPGAs of
type Xilinx XC4020, as reconfigurable resource.
Table III presents the experimental results for the benchmark class
hole from the DIMACS benchmark suite [20]. With the BSAT design
tool flow, the time for FPGA configuration and read-back can be ne-
glected compared to the hardware compilation time, which itself is
strongly dominated by the Xilinx tools.
The raw execution times for the reconfigurable accelerator increases
more rapidly with the benchmark problem size than the hardware com-
pilation time. This leads to a cross-over point in the total speedup
around hole9. For this benchmark, BSAT and GRASP solvers have
similar runtimes. For hole10 we achieve a speedup of 7.408, which
reduces the runtime from more than 2 h in software to about 17 min in
hardware.
VI. CONCLUSION AND FUTURE WORK
Domain specific compilers allow us to focus all optimizations and
options on a particular microarchitecture such as Stream or BSAT
Architectures. The chosen microarchitecture implicitly defines the set
of applications, i.e., an application domain, which map well onto the
particular microarchitecture. Once the corresponding domain specific
compiler is constructed, the application programmer gets access to a
specialized compilation tool that focuses on the application domain at
hand. Combining domain specific compilers and the design language
into one environment simplifies the effort to develop the compiler and
at the same time reduces application design time significantly.
Object-oriented programming is the key to efficient and scalable
design for both the compiler framework and the hardware. As a result,
PAM-Blox is a convenient infrastructure for domain specific compilers
without compromising the performance of the generated circuits.
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Example 1, StReAm, applies the object-oriented design methodology
to high-level programming of data streaming applications. While
conventional CAD/compiler systems for FPGAs make it very difficult
to explore arithmetic optimizations, StReAm offers the flexibility to
adapt the number representation, precision, and arithmetic algorithm
to the particular needs of the application. Example 2, BSAT, enables
us to quickly explore architectures and algorithms for solving Boolean
satisfiability problems on FPGAs. By combining industry-strength
state machine optimization with object-oriented module generation
and placement, BSAT offers fast design time, high flexibility, and high
performance of the final designs.
Current limitations of our design environment are: In case the gen-
erated design does not fit on one FPGA, spatial and/or temporal par-
titioning must be done manually. Although our framework facilitates
automatic spatial partitioning onto multiple FPGAs on the C++ level,
temporal partitioning is left for future work.
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A Temporal Bipartitioning Algorithm for Dynamically
Reconfigurable FPGAs
E. Cantó, J. M. Moreno, Joan Cabestany, I. Lacadena, and
J. M. Insenser
Abstract—This paper will describe a systematic method to map syn-
chronous digital systems into dynamically reconfigurable programmable
logic (i.e., programmable logic able to swap in real time the configuration
defining the functionality of the system). The method is based on a temporal
bipartitioning technique that is able to separate the static implementation
of a circuit in two temporal independence hardware contexts. As the ex-
perimental results show, the method is capable of improving the functional
density of the dynamic implementation with respect to the static one.
Index Terms—DRFPGA, dynamically reconfigurable FPGA, FIPSOC,
temporal bipartitioning.
I. INTRODUCTION
Custom computing machines (CCM) can be used for many compu-
tational intensive problems. Architectural specialization is achieved
at the expense of flexibility because they are designed for one appli-
cation and are inefficient for other application areas. Reconfigurable
logic devices achieve a high level of performance on a wide variety of
applications. The hardware resources of the device can be reconfig-
ured once a function is completed for another different one, achieving
a high level of performance on a wide variety of computations. A
step forward is run-time reconfiguration or dynamic reconfiguration,
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